Abstract -In this paper, we propose a systematic approach to designing a highly efficient two-stage power amplifier (PA) with improved linearity. Investigation into the sources of nonlinearity in gallium nitride (GaN) high electron mobility transistors (HEMT) has been essential prior to the development of the two-stage PA design with improved linearity. A prototype was designed and fabricated using 45W and 6W packaged CREE transistors as the main and driver stages respectively. A peak efficiency of about 70% was obtained, using a continuous wave stimulus, over a bandwidth of 200MHz. When driven with a 20MHz WCDMA signal, at 800MHz, an adjacent channel leakage power ratio (ACLR) of 46dBc and an error vector magnitude (EVM) of about 1.5% were recorded at a peak output power of 39dBm without the use of digital pre-distortion (DPD). These results represent an improvement of about 10dB in ACLR and 2% in EVM for the two-stage PA using nonlinear driver as compare to those obtained using a linear driver.
I. INTRODUCTION
Evolution in wireless networks has been dictated by the rising complexity of the communication signals. For example, modern communication signals with high peak to average power ratio require power amplifiers (PAs) to be more sensitive to the sources of distortion. In order to meet linearity as well as efficiency requirements of PAs, designers must focus on maximizing efficiency of the power stage and rely on linearization techniques such as DPD to achieve linearity [1] . Traditionally, the focus of the design of a PAs is on the main power stage and the gain requirement is met by adding linear gain drivers before the power stage [1] . However, since the gain compresses very slowly in GaN HEMT, the linearity at the power stage is quite poor even at back-off power levels and hence, there is always a need for DPD. Two major issues with GaN HEMT are the nonlinear input capacitance and the slowly compressing transconductance [2] . Many approaches have been proposed in the literature to deal with the above two issues. The design presented in [3] and [4] has reduced the gain nonlinearity by providing an anti-phase intermodulation distortion (IMD) at the main output stage. However, this solution is bandwidth limited and phase nonlinearity can still result in distortion. In addition, the solutions presented in [5] and [2] that have demonstrated the linearization of AM/AM characteristic by tuning the biasing points of the two stages. However, this results in a variation in design parasitics and impedances that can result in the loss of efficiency and gain. Another methodology implemented to improve AM/PM of a PA is the reduction of input capacitance nonlinearity [6] . This solution reduces the phase nonlinearity to an extent but AM/AM nonlinearity is not tackled.
This paper aims to provide a design methodology which improves the linearity of GaN PAs in order to eliminate the need for DPD at back-off power levels. A two-stage PA topology is chosen such that the driving stage can be strategically used to pre-distort the signal and compensate for the nonlinearities exhibited by the main power stage. This paper begins with the study of the causes of nonlinearity in GaN HEMT and their effects on AM/AM and AM/PM. Next, a detailed approach is described which is used to design a high efficiency two-stage PA with improved linearity. Finally, the experimental results are provided and conclusions are drawn.
II. SOURCES OF NONLINEARITY IN GAN HEMT
In this paper, the focus is on the most dominant sources of nonlinearity present in GaN transistors (i.e., knee region, input capacitance and transconductance) [2] .
A. AM/AM
The effect of the knee region on AM/AM is observed when the gain drops rapidly at high power. It results in distortion and unwanted harmonics being added to the voltage and current waveforms. Another important source of gain nonlinearity is the nonlinear transconductance, G m ; this causes a slow compression in the gain even at back off power levels [2] . The large-signal G m , as shown in Fig.1 , is a function of both DC biasing current (I DS ), and the input power [2] . As observed in Fig. 1 , G m of the transistor compresses and expands at different biasing points, starting at back-off power levels [2] . This compression/expansion degrades the linearity of the GaN HEMT and renders the DPD essential at back-off power levels. In addition to G m and the knee region, the nonlinear input capacitance also contributes to the AM/AM nonlinearity. The input capacitance is a combination of nonlinear gate-source capacitance and miller of nonlinear gate-drain capacitance. The harmonics produced as a result of this nonlinearity, further distort the gate signal which further compresses AM/AM. 
B. AM/PM
The variation in AM/PM as well as its shape, versus frequency has an influence on the ACPR, EVM and memory effects when subjected to a modulated signal [2] . The nonlinearity which is a major contributor to phase distortion, targeted in this design, is the nonlinear input capacitance. The variation of input capacitance with the gate voltage causes excitation of harmonics that further distort the signal. This distortion can be minimized by desensitizing the input capacitor with respect to the input voltage [2] . 
III. DESIGN ANALYSIS OF POWER AND DRIVER STAGES

A. Biasing Point Choice
Both AM/AM and AM/PM are a function of biasing points, the load and source reflection coefficients and the harmonic termination. The most dominant nonlinearity in the AM/AM curve is the nonlinear G m as discussed in section II and it can be controlled using the gate biasing voltage, V GS (I DS ). In order to have a constant AM/AM, the biasing point with the most constant G m is selected based on Fig. 1 so that the driver generates an expansion mechanism that compensates for the compression of the power stage. Fig. 2 a) and b) show the AM/AM of the two stages at the chosen biasing points. When comparing linear and nonlinear drivers, the biasing point of the linear driver must be chosen such that the driver operates in class A.
B. Fundamental and Harmonic Terminations Choice
The fundamental and harmonic impedances are chosen to reduce the amount of AM/PM by using the driver AM/PM to cancel out the AM/PM produced by the power stage. The major contributors controlling AM/PM are the source matching and harmonic impedance terminations. Being inspired by the class J methodology, the optimum load impedance is selected such that the reactive component of the load impedance allows the freedom to tune the harmonic impedance for better efficiency and linearity. Once the fundamental load impedances are selected, the source impedance of the power stage is chosen to reduce the AM/PM produced, and the source impedance of driver stage is used to compensate for the power stage AM/PM. The AM/PM of the two stages are shown in Fig. 2 c) and d) . The nonlinear and linear drivers both had similar fundamental impedance terminations and hence, were designed to be the same.
IV. TWO STAGE PA DESIGN
Using the analysis method proposed in the previous section, a two-stage PA was implemented using a 45W GaN HEMT as the power stage and a 6W GaN HEMT as the driver stage. Design of the two stage PA requires careful design of the the inter-stage matching between the two stages. In order to build the two-stage matching network, the load impedance (Z LOAD-DR ) of the driver needs to be matched to the input impedance of the power stage (Z IN-PR ) . Simultaneously, the source impedance (Z SRC-PR ) of power stage needs to be matched to the output impedance of the driver (Z OUT-DR ). Hence, to match the optimum impedances of the two stages, an optimization loop technique was devised as shown in Fig. 3 . The matching network was optimized to match the real and imaginary impedances in both directions of the matching network. Due to limitations in the matching capability of the inter-stage matching network, there is a tradeoff between AM/PM and bandwidth in the two-stage PA. The table below summarizes the impedances of the final two stage PA design. Fig. 3 . Inter-stage matching methodology structure. 
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V. MEASUREMENT RESULTS
The two-stage PA was fabricated on Rogers RT/Duroid substrate using CREE 45W and 6W packaged transistors. In order to validate the design, measurements were conducted with 5MHz LTE (PAPR = 9dB) and 20MHz WCDMA (PAPR = 7.14dB) signals. Fig. 4 depicts ACLR and EVM versus frequency at peak and 5dB back-off average power levels for the two-stage PA incorporating the nonlinear and linear drivers respectively. The measurements show that the ACLR and EVM of the PA using the nonlinear driver are improved up to 10dB and 3%, respectively, than for the linear driver. 
A. 5MHz LTE Signal Test
B. 20MHz WCDMA Signal Test
The PA was further validated using a 20MHz WCDMA 4 carrier input signal at 800MHz, as shown in Fig. 5 . The measurements indicate that the ACLR of the nonlinear driver case is 10dB higher and the EVM is 3% lower, than the linear driver case. In addition, the need for DPD was eliminated beyond 39dBm peak output power. 
VI. CONCLUSION
A systematic approach to designing a high efficiency two-stage PA with improved efficiency was depicted. The study of the sources of nonlinearities in GaN HEMT has been exploited to synthesize complementary AM/AM and AM/PM characteristics of the power and driver stages to achieve improved linearity. When compared to the existing solution that employs a linear driver, the proposed two-stage PA improves the ACLR and EVM up to 10dB and 4%, respectively, which results in 5% increase in power added efficiency (PAE) at peak power.
